Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures | IEEE Conference Publication | IEEE Xplore