Majority logic circuits optimisation by node merging | IEEE Conference Publication | IEEE Xplore