An optimal gate design for the synthesis of ternary logic circuits | IEEE Conference Publication | IEEE Xplore