Fully parallel RRAM synaptic array for implementing binary neural network with (+1, −1) weights and (+1, 0) neurons | IEEE Conference Publication | IEEE Xplore