Loading [a11y]/accessibility-menu.js
A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Tuesday, 25 February, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC). During this time, there may be intermittent impact on performance. We apologize for any inconvenience.

A reconfigurable low-noise dynamic comparator with offset calibration in 90nm CMOS


Abstract:

This paper presents a reconfigurable, low offset, low noise and high speed dynamic clocked-comparator for medium to high resolution Analog to Digital Converters (ADCs). T...Show More

Abstract:

This paper presents a reconfigurable, low offset, low noise and high speed dynamic clocked-comparator for medium to high resolution Analog to Digital Converters (ADCs). The proposed comparator reduces the input referred noise by half and shows a better output driving capability when compared with the previous work. The offset, noise and power consumption can be controlled by a clock delay which allows simple reconfiguration. Moreover, the proposed offset calibration technique improves the offset voltage from 11.6mV to 533μV at 1 sigma. A prototype of the comparator is implemented in 90nm 1P8M CMOS with experimental results showing 320μV input referred noise at 1.5GHz with 1.2V supply.
Date of Conference: 14-16 November 2011
Date Added to IEEE Xplore: 09 January 2012
ISBN Information:
Conference Location: Jeju, Korea (South)

References

References is not available for this document.