A 16.8Gbps/channel single-ended transceiver in 65nm CMOS for SiP based DRAM interface on Si-carrier channel | IEEE Conference Publication | IEEE Xplore