A 3.12 pJ/bit, 19–27 Gbps receiver with 2 Tap-DFE embedded clock and data recovery | IEEE Conference Publication | IEEE Xplore