A 2×25 Gb/s clock and data recovery with background amplitude-locked loop | IEEE Conference Publication | IEEE Xplore