A 1.2-GS/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer | IEEE Conference Publication | IEEE Xplore