MLC/3LC NAND flash SSD cache with asymmetric error reduction huffman coding for tiered hierarchical storage | IEEE Conference Publication | IEEE Xplore

MLC/3LC NAND flash SSD cache with asymmetric error reduction huffman coding for tiered hierarchical storage


Abstract:

Asymmetric Error Reduction Huffman Coding (AERH) is proposed for MLC/3LC NAND flash memory used as SSD cache in the tiered hierarchical storage. AERH compresses data, red...Show More

Abstract:

Asymmetric Error Reduction Huffman Coding (AERH) is proposed for MLC/3LC NAND flash memory used as SSD cache in the tiered hierarchical storage. AERH compresses data, reduces asymmetric memory cell errors by modulating Vth distribution and thus enhances reliability and endurance of memory cells. AERH decreases data-retention errors by 72.6% and 82.6% of MLC and 3LC NAND flash, respectively. In addition, this paper analyzes the compression ratio and the cost (effective bits/cell) of proposed AERH. Proposed MLC/3LC NAND flash with AERH realizes the utmost reliability of enterprise SSD cache where SLC NAND flash is commonly used.
Date of Conference: 06-08 November 2017
Date Added to IEEE Xplore: 28 December 2017
ISBN Information:
Conference Location: Seoul, Korea (South)

References

References is not available for this document.