Abstract:
This paper describes a novel fully integrated 35GHz frequency modulated continuous wave (FMCW) PLL with twins-VCO to 7GHz sweeping bandwidth. The proposed FMCW PLL is com...Show MoreMetadata
Abstract:
This paper describes a novel fully integrated 35GHz frequency modulated continuous wave (FMCW) PLL with twins-VCO to 7GHz sweeping bandwidth. The proposed FMCW PLL is composed of twins-VCOs, SDM modulator and waveform generator. A novel frequency sweeping extension (FSE) technique is proposed to make the twin-VCOs take turns to sweeping to realize wide sweeping bandwidth without sacrificing the sweeping time. The RMS frequency error of the proposed PLL is 0.9MHz and phase noise is -90dBc/Hz @1MHz. The total power consumption is around 43mW. The chip was fabricated in a 65nm LP CMOS technology. The PLL consumes an active area of 0.91mm2 and power of 43mW while operating at a 1.2 V single supply.
Published in: 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)
Date of Conference: 06-08 November 2017
Date Added to IEEE Xplore: 28 December 2017
ISBN Information: