A Power and Area Efficient 2.5-16 Gbps Gen4 PCIe PHY in 10nm FinFET CMOS | IEEE Conference Publication | IEEE Xplore