Formal verification of safety properties in timed circuits | IEEE Conference Publication | IEEE Xplore