Generation and verification of timing constraints for fine-grain pipelined asynchronous data-path circuits | IEEE Conference Publication | IEEE Xplore