High-speed reduced stack dual lock circuits | IEEE Conference Publication | IEEE Xplore