A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design | IEEE Conference Publication | IEEE Xplore