Fanout fault analysis for digital logic circuits | IEEE Conference Publication | IEEE Xplore