A simple technique for locating gate-level faults in combinational circuits | IEEE Conference Publication | IEEE Xplore