A design-for-test technique for multistage analog circuits | IEEE Conference Publication | IEEE Xplore