Sequential logic path delay test generation by symbolic analysis | IEEE Conference Publication | IEEE Xplore