A test methodology for interconnect structures of LUT-based FPGAs | IEEE Conference Publication | IEEE Xplore