A test processor chip implementing multiple seed, multiple polynomial linear feedback shift register | IEEE Conference Publication | IEEE Xplore