Design of delay-verifiable combinational logic by adding extra inputs | IEEE Conference Publication | IEEE Xplore