On the determination of threshold voltages for CMOS gates to facilitate test pattern generation and fault simulation | IEEE Conference Publication | IEEE Xplore