On testing of Josephson logic circuits consisting of RSFQ dual-rail logic gates | IEEE Conference Publication | IEEE Xplore