Verification of asynchronous circuits with bounded inertial gate delays | IEEE Conference Publication | IEEE Xplore