Synthesis of sequential circuits with clock control to improve testability | IEEE Conference Publication | IEEE Xplore