A diagnostic test generation procedure for combinational circuits based on test elimination | IEEE Conference Publication | IEEE Xplore