Memory test time reduction by interconnecting test items | IEEE Conference Publication | IEEE Xplore