Reducing test application time for full scan circuits by the addition of transfer sequences | IEEE Conference Publication | IEEE Xplore