Peak-power reduction for multiple-scan circuits during test application | IEEE Conference Publication | IEEE Xplore