A gated clock scheme for low power scan testing of logic ICs or embedded cores | IEEE Conference Publication | IEEE Xplore