Fault simulation for VHDL based test bench and BIST evaluation | IEEE Conference Publication | IEEE Xplore