At-speed built-in test for logic circuits with multiple clocks | IEEE Conference Publication | IEEE Xplore