Reducing test application time and power dissipation for scan-based testing via multiple clock disabling | IEEE Conference Publication | IEEE Xplore