Test scheduling of BISTed memory cores for SoC | IEEE Conference Publication | IEEE Xplore