Analyzing the impact of process variations on DRAM testing using border resistance traces | IEEE Conference Publication | IEEE Xplore