Chip-level diagnostic strategy for full-scan designs with multiple faults | IEEE Conference Publication | IEEE Xplore