A BIST architecture for FPGA look up table testing reduces reconfigurations | IEEE Conference Publication | IEEE Xplore