Yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing | IEEE Conference Publication | IEEE Xplore