Design error diagnosis based on verification techniques [logic IC design] | IEEE Conference Publication | IEEE Xplore