Equivalence checking using independent cuts [logic design verification] | IEEE Conference Publication | IEEE Xplore

Equivalence checking using independent cuts [logic design verification]


Abstract:

With the increase in the complexity of present day systems, proving the correctness of a design has become a major concern. This paper describes a novel implementation of...Show More

Abstract:

With the increase in the complexity of present day systems, proving the correctness of a design has become a major concern. This paper describes a novel implementation of a BDD-based combinational equivalence checking (CEC) tool, which is distinguished from others by one heuristic. It is proposed to select an effective cut, with no dependence remaining. In addition, successfully verification of all the ISCAS'85 benchmark circuits demonstrates the efficiency of our approach.
Published in: 2003 Test Symposium
Date of Conference: 16-19 November 2003
Date Added to IEEE Xplore: 08 December 2003
Print ISBN:0-7695-1951-2
Print ISSN: 1081-7735
Conference Location: Xi'an, China

Contact IEEE to Subscribe

References

References is not available for this document.