Equivalence checking using independent cuts [logic design verification] | IEEE Conference Publication | IEEE Xplore