An Enhanced SRAM BISR Design with Reduced Timing Penalty | IEEE Conference Publication | IEEE Xplore