A Scalable Architecture for On-Chip Compression: Options and Trade-Offs | IEEE Conference Publication | IEEE Xplore