A Field Programmable Memory BIST Architecture Supporting Algorithms with Multiple Nested Loops | IEEE Conference Publication | IEEE Xplore