An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing | IEEE Conference Publication | IEEE Xplore