Area and Test Cost Reduction for On-Chip Wireless Test Channels with System-Level Design Techniques | IEEE Conference Publication | IEEE Xplore