On-Chip Test Generation Mechanism for Scan-Based Two-Pattern Tests | IEEE Conference Publication | IEEE Xplore