Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment | IEEE Conference Publication | IEEE Xplore