A New Test Paradigm for Semiconductor Memories in the Nano-Era | IEEE Conference Publication | IEEE Xplore